FPGA-based implementation of a robust IEEE-754 exponential unit

This work explores the feasibility of implementing a floating-point exponentiation unit on reconfigurable computing systems. A table-driven exponentiation unit was implemented using synthesizable VHDL. The project included creating pipelined submodules for implementing basic IEEE-754 single precision operations such as addition, multiplication, and division by 32. These modules were then linked together to form the overall unit. The designs were synthesized, placed and routed. Results indicate that today's FPGAs are well suited for this operation.

[1]  Margaret Martonosi,et al.  Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques , 2000, IEEE Trans. Computers.

[2]  Clay S. Gloster,et al.  Implementation of a probabilistic neural network for multi-spectral image classification on an FPGA based custom computing machine , 1998, Proceedings 5th Brazilian Symposium on Neural Networks (Cat. No.98EX209).

[3]  Russell Tessier,et al.  Floating point unit generation and evaluation for FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[4]  S. Tahar,et al.  Design and synthesis of an IEEE-754 exponential function , 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411).

[5]  Guido D. Salvucci,et al.  Ieee standard for binary floating-point arithmetic , 1985 .

[6]  Reinhard Männer,et al.  Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[7]  Weng-Fai Wong,et al.  Fast Hardware-Based Algorithms for Elementary Function Computations Using Rectangular Multipliers , 1994, IEEE Trans. Computers.

[8]  Peter-Michael Seidel,et al.  A comparison of three rounding algorithms for IEEE floating-point multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[9]  Vitit Kantabutra,et al.  On Hardware for Computing Exponential and Trigonometric Functions , 1996, IEEE Trans. Computers.

[10]  Neil Burgess,et al.  Improved small multiplier based multiplication, squaring and division , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[11]  David M. Mandelbaum,et al.  A Fast, Efficient Parallel-Acting Method of Generating Functions Defined by Power Series, Including Logarithm, Exponential, and Sine, Cosine , 1996, IEEE Trans. Parallel Distributed Syst..

[12]  Scott McMillan,et al.  A re-evaluation of the practicality of floating-point operations on FPGAs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[13]  Brent E. Nelson,et al.  Tradeoffs of designing floating-point division and square root on Virtex FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[14]  Jean-Michel Muller,et al.  BKM: A new hardware algorithm for complex elementary functions , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[15]  Ping Tak Peter Tang.  Table-driven implementation of the exponential function in IEEE floating-point arithmetic , 1989, TOMS.

[16]  Guy Even,et al.  An IEEE Compliant Floating-Point Adder that Conforms with the Pipelined Packet-Forwarding Paradigm , 2000, IEEE Trans. Computers.