The leading edge of production wafer probe test technology

Microelectronic wafer and die level testing have undergone significant changes in the past few years. This work's first section describes today's leading edge characteristics for numerous areas of this test technology including the minimum I/O pad pitch, advances in contactor technologies, maximum number of l/Os probed, maximum number of die tested in parallel, the largest prober and substrates, and the maximum frequencies being tested at the wafer level. The second section discuss the leading edge practices in three critical areas of wafer test: probe contactor cleaning, I/O pad damage minimization, and sorting good from bad die. The final section present the communication methods between the design and the probe test organizations and some state-of-the-art examples for I/O pad designs.

[1]  W. C. Riordan,et al.  Microprocessor reliability performance as a function of die location for a 0.25 /spl mu/, five layer metal CMOS logic process , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[2]  Adit D. Singh,et al.  Exploiting defect clustering to screen bare die for infant mortality failures: an experimental study , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  James McNames,et al.  Variance reduction using wafer patterns in I/sub ddQ/ data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[4]  Jerry J. Broz,et al.  Reducing device yield fallout at wafer level test with electrohydrodynamic (EHD) cleaning , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  G. Hotchkiss,et al.  Effects of probe damage on wire bond integrity , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[6]  Adit D. Singh,et al.  Burn-in failures and local region yield: an integrated field-reliability model , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[7]  Russell B. Miller,et al.  Unit level predicted yield: a method of identifying high defect density die at wafer sort , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  James McNames,et al.  Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  David Turner,et al.  Screening minVDD outliers using feed-forward voltage testing , 2002, Proceedings. International Test Conference.

[10]  Adit D. Singh,et al.  Yield-reliability modeling: experimental verification and application to burn-in reduction , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[11]  Robert C. Aitken.  Test generation and fault modeling for stress testing , 2002, Proceedings International Symposium on Quality Electronic Design.

[12]  W. Robert Daasch,et al.  Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[13]  J. Broz,et al.  Probing and wire bonding of aluminum capped copper pads , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[14]  W. Robert Daasch,et al.  Effectiveness comparisons of outlier screening methods for frequency dependent defects on complex ASICs , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[15]  畠山 一実.  国際会議報告-International Test Conference に見るテスト技術の動向 , 2004 .

[16]  J. Rinehart.  U . S . Patent , 2006 .