On Practical Multiplexing Issues

This paper investigates the behavior of multiplexing schemes in combination with elementary gates. The two schemes under investigation are MAJORITY- and NAND-multiplexing. The simulation results are for single-electron technology (SET), where the elementary components of the gates (capacitors in the case of capacitive-SET) are subjected to geometric variations. First, the elementary gates are compared in terms of their intrinsic probability of failure with respect to variations. Secondly, the two multiplexing schemes are weighted against the reliability enhancements they are able to bring into the system. This study gives insights into the behavior of fault-tolerant multiplexing schemes and shows how the logic styles, as well as the technology, could affect the overall reliability of a multiplexed system. Such aspects should be carefully weighted for the design of future nano-architectures.

[1]  Yasuo Takahashi,et al.  Multigate single-electron transistors and their application to an exclusive-OR gate , 2000 .

[2]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[3]  J. Hayes,et al.  Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models , 2003 .

[4]  J.A.B. Fortes,et al.  Bifurcations and fundamental error bounds for fault-tolerant computations , 2005, IEEE Transactions on Nanotechnology.

[5]  Yoshihito Amemiya,et al.  Single-Electron Majority Logic Circuits , 1997 .

[6]  M. Potkonjak,et al.  Fault tolerance techniques for wireless ad hoc sensor networks , 2002, Proceedings of IEEE Sensors.

[7]  Leonard J. Schulman,et al.  On the maximum tolerable noise of k-input gates for reliable computation by formulas , 2003, IEEE Trans. Inf. Theory.

[8]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[9]  J. E. Mooij,et al.  Single-electron inverter , 2000, cond-mat/0011520.

[10]  Siegfried Selberherr,et al.  SIMON-A simulator for single-electron tunnel devices and circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[12]  S. Roy,et al.  Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.

[13]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .

[14]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[15]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[16]  A. S. Sadek,et al.  Parallel information and computation with restitution for noise-tolerant nanoscale logic networks , 2003 .

[17]  Valeriu Beiu,et al.  Characterization of a 16-bit threshold logic single-electron technology adder , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[18]  Yusuf Leblebici,et al.  Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[19]  S. Aunet,et al.  Ultra low power fault tolerant neural inspired CMOS logic , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[20]  Doug Burger,et al.  Exploiting microarchitectural redundancy for defect tolerance , 2003, Proceedings 21st International Conference on Computer Design.

[21]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[22]  Jianbo Gao,et al.  Faults, error bounds and reliability of nanoelectronic circuits , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[23]  Yan Qi,et al.  Markov chains and probabilistic computation-a general framework for multiplexed nanoelectronic systems , 2005, IEEE Transactions on Nanotechnology.

[24]  John P. Hayes,et al.  Logic circuit testing for transient faults , 2005, European Test Symposium (ETS'05).

[25]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[26]  V. Beiu,et al.  Design and analysis of SET circuits: using MATLAB modules and SIMON , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[27]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[28]  John R. Tucker,et al.  Complementary digital logic based on the ``Coulomb blockade'' , 1992 .

[29]  Marta Z. Kwiatkowska,et al.  PRISM: Probabilistic Symbolic Model Checker , 2002, Computer Performance Evaluation / TOOLS.

[30]  L. Schulman,et al.  Information theory and noisy computation , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.

[31]  Snorre Aunet,et al.  Real-Time Reconfigurable Linear Threshold Elements and Some Applications to Neural Hardware , 2003, ICES.