A Josephson latch
暂无分享,去创建一个
A latch has been developed which is suitable for use in a high-speed Josephson latching-logic computer. Measurements on a test chip incorporating latch circuits have shown that the flip-flop is capable of changing states in ~120 ps and that races can be prevented by deriving timing information from the AC power waveform. Details of the design and experimental results are given.
[1] H.H. Zappe,et al. A subnanosecond Josephson tunneling memory cell with nondestructive readout , 1975, IEEE Journal of Solid-State Circuits.
[2] K. Grebe,et al. Dynamic behavior of Josephson tunnel junctions in the subnanosecond range , 1973 .
[3] H. Zappe,et al. Josephson quantum interference computer devices , 1977 .
[4] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.