A 45-degree CMOS phase shifter and gain/phase imbalance compensation for multi-band transceivers

The paper describes two approaches to achieve multi-band modulators and demodulators for direct conversion architecture. One is a 45-degree phase-shifter CMOS IC, whose input frequency is 4/3 times the desired frequency. The proposed circuit achieves a lower input frequency than conventional 45-degree phase shifters that use frequency dividers. The other is a gain/phase compensation method for quadrature demodulators and modulators. The power measurements for the imbalance estimation can be taken in less than ten symbol periods of the test signals. This means that the compensation method does not need as many iterative cycles as required when using the least mean square or discrete Fourier transform used in previous methods. Compensation procedures involving an actual demodulator were successfully performed.

[1]  D. E. Fague,et al.  Performance evaluation of a direct conversion radio for tri-band GSM and GPRS applications , 2000, Vehicular Technology Conference Fall 2000. IEEE VTS Fall VTC2000. 52nd Vehicular Technology Conference (Cat. No.00CH37152).

[2]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  T. Nakagawa,et al.  Gain/phase imbalance compensation for multi-band quadrature receivers , 2004, IEEE 60th Vehicular Technology Conference, 2004. VTC2004-Fall. 2004.

[4]  N. Suematsu,et al.  0.8-5.2 GHz band SiGe-MMIC Q-MIX for a multi-band multi-mode direct conversion receiver , 2004, Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746).

[5]  Noriharu Suematsu,et al.  Even harmonic type direct conversion receiver ICs for mobile handsets: design challenges and solutions , 1999, 1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001).

[6]  Kenjiro Nishikawa,et al.  A 0.9-2.6 GHz Broadband RF Front-End Chip-Set with a Direct Conversion Architecture(Special Issue on Software Defined Radio Technology and Its Applications) , 2002 .

[7]  Arpad L. Scholtz,et al.  Completely Integrated 1.5 Ghz Direct Conversion Transceiver , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[8]  M. Punzenberger,et al.  5-GHz and 2.4-GHz dual-band RF-transceiver for WLAN 802.11a/b/g applications , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[9]  A. W. Gunst,et al.  Application of digital wide band mismatch calibration to an I/Q receiver , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[11]  Hung H. Nguyen,et al.  Improving QPSK demodulator performance for quadrature receiver with information from amplitude and phase imbalance correction , 2000, 2000 IEEE Wireless Communications and Networking Conference. Conference Record (Cat. No.00TH8540).