A 0.25 /spl mu/m CMOS SOI technology and its application to 4 Mb SRAM

In this paper a 0.25 /spl mu/m SOI CMOS technology is described. It uses undepleted SOI devices with nominal channel length of 0.15 /spl mu/m, minimum channel length in the 0.1 /spl mu/m range, supply voltage of 1.8 V, local interconnect, 6 levels of metal, and same ground rules as the comparable bulk 0.25 /spl mu/m CMOS. Key technology elements considered include device, performance, reliability, ESD, and circuit functionality. Using this SOI CMOS, a 4 Mb SRAM is demonstrated. This is the highest performance 0.25 /spl mu/m CMOS technology reported to date.

[1]  Tak H. Ning,et al.  A room temperature 0.1 /spl mu/m CMOS on SOI , 1994 .

[2]  R. Dennard,et al.  History dependence of non-fully depleted (NFD) digital SOI circuits , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  L. Wagner,et al.  Transient pass-transistor leakage current in SOI MOSFET's , 1997, IEEE Electron Device Letters.

[4]  Lars W. Liebmann,et al.  Phase edge lithography for sub 0.1 /spl mu/m electrical channel length in a 200 mm full CMOS process , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  K. A. Jenkins,et al.  Measurement of SOI MOSFET I-V characteristics without self-heating , 1994, Proceedings. IEEE International SOI Conference.

[6]  M. M. Pelella,et al.  Low-voltage transient bipolar effect induced by dynamic floating-body charging in PD/SOI MOSFETs , 1995, 1995 IEEE International SOI Conference Proceedings.

[7]  Paul D. Agnello,et al.  A high-density 6.9 sq. /spl mu/m embedded SRAM cell in a high-performance 0.25 /spl mu/m-generation CMOS logic technology , 1996, International Electron Devices Meeting. Technical Digest.