A novel analog layout synthesis tool

This work presents a layout synthesis tool for analog integrated circuits called Aladin. The layout generation is based on relatively complex sub-circuits rather than non-optimal single devices. A flexible module generator environment is developed for designers to write and maintain technology and application independent module generators for sub-circuits. A two-stage placement technique is proposed, which dramatically improves the placement accuracy without compromising the efficiency compared with the one-stage placement. The analog module routing consists of two phases including global routing and detailed routing. The minimum-Steiner-tree based global routing can be integrated into the placement procedure improve the routability of placement solutions. The compaction based constructive detailed routing finally realizes the layout of the whole circuit. The benefit of Aladin providing layouts comparable to expert manual ones is demonstrated with several existing tools.

[1]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[2]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1989 .

[3]  Lihong Zhang,et al.  A genetic approach to analog module placement with simulated annealing , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Lihong Zhang,et al.  A new design rule description for automated layout tools , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[5]  Lester Ingber,et al.  Simulated annealing: Practice versus theory , 1993 .

[6]  R. J. Mack,et al.  VLSI physical design automation: theory and practice , 1996 .

[7]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[8]  U. Kleine,et al.  New description language and graphical user interface for module generation in analog layouts , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[9]  Sadiq M. Sait,et al.  Vlsi physical design automation , 1995 .

[10]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[11]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[12]  José Luis Huertas,et al.  A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs , 1997, Proceedings European Design and Test Conference. ED & TC 97.