Reliability of wirebonds in micro‐electronic packages

Purpose – At present, over 95 percent of the manufactured packages are still being wire bonded. Owing to the ongoing trend of miniaturization, material changes, and cost reduction, wire bond‐related failures are becoming increasingly important. This paper aims to understand these kinds of failures.Design/methodology/approach – Different finite element (FE) techniques are explored to their ability to describe the thermo‐mechanical behavior of the wire embedded in the electronic package. The developed nonlinear and parametric FE models are able to predict the strong nonlinear behavior of wire failures and multi‐failure mode interaction accurately and efficiently.Findings – It is found that both processing and testing environments as well as the occurrence of delamination strongly increase the risk for wire failures. The results indicate that processing and testing influences are much less than those of the delamination.Practical implications – Package designers should focus on limiting the occurrence of del...

[1]  Willem D. van Driel,et al.  Prediction of interfacial delamination in stacked IC structures using combined experimental and simulation methods , 2004, Microelectron. Reliab..

[2]  L. A. Lim,et al.  Numerical analysis by 3D finite element wire bond simulation on Cu/low-k structures , 2005, 2005 7th Electronic Packaging Technology Conference.

[3]  G. Harman,et al.  Wire bonding in microelectronics , 2010 .

[4]  Willem D. van Driel,et al.  Prediction of Delamination Related IC & Packaging Reliability Problems , 2005, Microelectron. Reliab..

[5]  Guoqi Zhang,et al.  Response surface modeling for nonlinear packaging stresses , 2003 .

[6]  C. Harper.  Electronic Packaging and Interconnection Handbook , 2000 .

[7]  S. J. Lehtonen,et al.  Wirebonding at higher ultrasonic frequencies: reliability and process implications , 2003, Microelectron. Reliab..

[8]  Guoqi Zhang,et al.  More than Moore: Creating High Value Micro/Nanoelectronics Systems , 2009 .

[9]  I. Rasiah,et al.  The effect of fillet height and bondline thickness on the mechanical performance of a plastic package , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[10]  Tai Chong Chai,et al.  Reliability of Wire Bonding on Low-k Dielectric Material in Damascene Copper Integrated Circuits PBGA Assembly , 2002, Microelectron. Reliab..

[11]  E. Beyne,et al.  Mechanical FEM Simulation of bonding process on Cu lowK wafers , 2004, IEEE Transactions on Components and Packaging Technologies.

[12]  Fei Su,et al.  Prediction and verification of process induced warpage of electronic packages , 2003, Microelectron. Reliab..

[13]  W. D. van Driel,et al.  Packaging Induced Die Stresses—Effect of Chip Anisotropy and Time-Dependent Behavior of a Molding Compound , 2003 .

[14]  Srikanth Narasimalu.  Wire bond challenges in low‐k devices , 2007 .

[15]  G. Q. Zhang,et al.  The challenges of virtual prototyping and qualification for future microelectronics , 2003, Microelectron. Reliab..