Multi-band RF time delay element based on frequency translation

Design of tunable multi-band time delay elements based on frequency translation is presented. The proposed topology exhibits time delay of multiple periods of the RF carrier. Two possible implementations of the proposed idea are presented and simulation results are shown for one such implementation. The implemented circuit exhibits an envelope delay of 2.5 ns with the RF carrier delay tunable from 0° to 360° in 45° steps in the 2.4 GHz ISM band.

[1]  C.E. Saavedra,et al.  An Ultra-Compact CMOS Variable Phase Shifter for 2.4-GHz ISM Applications , 2008, IEEE Transactions on Microwave Theory and Techniques.

[2]  Eric A. M. Klumperink,et al.  Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification , 2011, IEEE Journal of Solid-State Circuits.

[3]  Mehdi Kiani,et al.  A 6-Bit CMOS Phase Shifter for $S$ -Band , 2010 .

[4]  A.-V.H. Pham,et al.  Development of multiband phase shifters in 180-nm RF CMOS technology with active loss compensation , 2006, IEEE Transactions on Microwave Theory and Techniques.

[5]  Sachin Katti,et al.  Full duplex radios , 2013, SIGCOMM.

[6]  G.V. Eleftheriades,et al.  Printed and Integrated CMOS Positive/Negative Refractive-Index Phase Shifters Using Tunable Active Inductors , 2007, IEEE Transactions on Microwave Theory and Techniques.

[7]  J. S. Kenney,et al.  An Ultra-Compact, Linearly-Controlled Variable Phase Shifter Designed With a Novel RC Poly-Phase Filter , 2012, IEEE Transactions on Microwave Theory and Techniques.

[8]  Philip Levis,et al.  Practical, real-time, full duplex wireless , 2011, MobiCom.

[9]  Ada S. Y. Poon,et al.  Supporting and Enabling Circuits for Antenna Arrays in Wireless Communications , 2012, Proceedings of the IEEE.

[10]  D.J. Allstot,et al.  A low-loss phase shifter in 180 nm CMOS for multiple-antenna receivers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.