Test Vector Omission for Fault Coverage Improvement of Functional Test Sequences

Test vector omission was introduced as a static test compaction procedure for functional test sequences. Experimental results indicated that it can also increase the fault coverage accidentally when it is applied to a sequence that does not detect all the detectable target faults. However, this capability was not explored directly. It is important since test vector omission provides a smaller search space for functional test sequences than any existing approach to sequential test generation. This paper describes a branch-and-bound procedure for test vector omission whose goal is to find functional test sequences for faults that are not detected by a given sequence. Experimental results for benchmark circuits demonstrate that the procedure provides a cost-effective addition to a simulation-based sequential test generation procedure.

[1]  Irith Pomeranz,et al.  TOV: Sequential Test Generation by Ordering of Test Vectors , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Irith Pomeranz,et al.  Techniques for improving the efficiency of sequential circuit test generation , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Shlomi Sde-Paz,et al.  Frequency and Power Correlation between At-Speed Scan and Functional Tests , 2008, 2008 IEEE International Test Conference.

[4]  Irith Pomeranz,et al.  Vector-restoration-based static compaction using random initial omission , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Irith Pomeranz,et al.  Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Jeff Rearick.  Too much delay fault coverage is a bad thing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Irith Pomeranz,et al.  On static compaction of test sequences for synchronous sequential circuits , 1996, DAC '96.

[10]  Kewal K. Saluja,et al.  Fast test generation for sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Wu-Tung Cheng,et al.  Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.

[12]  Irith Pomeranz,et al.  PROPTEST: a property-based test generator for synchronous sequential circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Daniel G. Saab,et al.  Iterative simulation-based Genetics + Deterministic Techniques = Complete AtPG , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[14]  Sudhakar M. Reddy,et al.  Functional test of small-delay faults using SAT and Craig interpolation , 2012, 2012 IEEE International Test Conference.

[15]  Irith Pomeranz,et al.  Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[17]  Jacob A. Abraham,et al.  Functional test generation for hard to detect stuck-at faults using RTL model checking , 2012, 2012 17th IEEE European Test Symposium (ETS).

[18]  Michael S. Hsiao,et al.  State relaxation based subsequence removal for fast static compaction in sequential circuits , 1998, Proceedings Design, Automation and Test in Europe.

[19]  Paolo Prinetto,et al.  Advanced techniques for GA-based sequential ATPGs , 1996, Proceedings ED&TC European Design and Test Conference.

[20]  Srimat T. Chakradhar,et al.  Static compaction using overlapped restoration and segment pruning , 1998, ICCAD.

[21]  Michael S. Hsiao,et al.  Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[22]  Irith Pomeranz,et al.  Vector restoration based static compaction of test sequences for synchronous sequential circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[23]  Irith Pomeranz,et al.  SIFAR: static test compaction for synchronous sequential circuits based on single fault restoration , 2000, Proceedings 18th IEEE VLSI Test Symposium.