Quantifying the Capacity Limitations of Hardware Transactional Memory