A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements
暂无分享,去创建一个
I. Kuroda | R. Uchida | S. Okazaki | T. Koga | S. Yoshimoto | S. Kyo
[1] M. Sumita,et al. A 400MHz 32b embedded microprocessor core AM34-1 with 4.0GB/s cross-bar bus switch for SoC , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[2] S. Asano,et al. A 4 GOPS 3 way-VLIW image recognition processor based on a configurable media-processor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[3] Shorin Kyo,et al. Efficient Implementation of Image Processing Algorithms on Linear Processor Arrays Using the Data Parallel Language IDC , 1996, MVA.
[4] H. Hanaki,et al. A 250 MHz single-chip multiprocessor for A/V signal processing , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[5] Shorin Kyo,et al. A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board , 1999, Proceedings 199 IEEE/IEEJ/JSAI International Conference on Intelligent Transportation Systems (Cat. No.99TH8383).
[6] Masanori Hariyama,et al. VLSI processor for reliable stereo matching based on adaptive window-size selection , 2001, Proceedings 2001 ICRA. IEEE International Conference on Robotics and Automation (Cat. No.01CH37164).
[7] M. Fukuma,et al. A 1 GIPS 1 W single-chip tightly-coupled four-way multiprocessor with architecture support for multiple control flow execution , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).