CDM Simulation Based on Tester, Package and Full Integrated Circuit Modeling: Case Study
暂无分享,去创建一个
[1] H. Reichl,et al. A traceable method for the arc-free characterization and modeling of CDM testers and pulse metrology chains , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.
[2] Yuanzhong Zhou,et al. Effect of large device capacitance on FICDM peak current , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).
[3] W. D. Mack,et al. New ESD protection schemes for BiCMOS processes with application to cellular radio designs , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[4] H. Gossner,et al. Reliability aspects of gate oxide under ESD pulse stress , 2007 .
[5] Elyse Rosenbaum,et al. Predictive simulation of CDM events to study effects of package, substrate resistivity and placement of ESD protection circuits on reliability of integrated circuits , 2010, 2010 IEEE International Reliability Physics Symposium.
[6] Tomohiro Kitayama,et al. Cross domain protection analysis and verification using whole chip ESD simulation , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.
[7] Andreas Daniel Stricker. Technology computer aided design of ESD protection devices , 2001 .
[8] Philippe Descamps,et al. Isolating failing sites in IC packages using time domain reflectometry: Case studies , 2005, Microelectron. Reliab..
[9] Jon P. Webb,et al. Estimating and correcting errors in scattering parameters of multiport waveguide structures computed by the finite-element method , 2005 .
[10] Thomas Pompl,et al. Reliability aspects of gate oxide under ESD pulse stress , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).