A 1.6 GB/s DRAM with flexible mapping redundancy technique and additional refresh scheme
暂无分享，去创建一个
This DRAM features (1) interleaved operation of 16 dependent banks with 1.6 GB/s data rate, (2) flexible mapping redundancy which suits multi-bank memory, and (3) additional-refresh that realizes a low data retention power DRAM.
[1] Masashi Horiguchi,et al. A flexible redundancy technique for high-density DRAMs , 1991 .
[2] John K. DeBrosse,et al. Fault-tolerant designs for 256 Mb DRAM , 1995 .
[3] Youji Idei,et al. Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode register , 1998 .