Implementing an Adaptive Viterbi Algorithm in Coarse-Grained Reconfigurable Hardware

Future mobile terminals become multi-mode communication systems. In order to handle different standards, we propose to perform baseband processing in heterogeneous reconfigurable hardware. Not only the baseband processing but also error decoding differs for every communication system. Therefore we implemented an adaptive Viterbi decoder in the coarse-grained MONTIUM architecture. The rate, constraint length and decision depth of the decoder can be adjusted to different communication systems. We showed that the flexibility in the coarsegrained reconfigurable architecture has an estimated cost of 24 times more energy consumption compared to a dedicated solution

[1]  W. Dehaene,et al.  Energy-scalability enhancement of wireless local area network transceivers , 2004, IEEE 5th Workshop on Signal Processing Advances in Wireless Communications, 2004..

[2]  Gerard J. M. Smit,et al.  Implementation of a HiperLAN/2 receiver on the reconfigurable Montium architecture , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[3]  Gerard J. M. Smit,et al.  Implementation of a flexible RAKE receiver in heterogeneous reconfigurable hardware , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[4]  Chaitali Chakrabarti,et al.  An approach for adaptively approximating the Viterbi algorithm to reduce power consumption while decoding convolutional codes , 2004, IEEE Transactions on Signal Processing.

[5]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[6]  Kees Slump,et al.  Tradeoffs between Spreading Factor, Symbol Constellation Size and Rake Fingers in UMTS , 2003 .

[7]  Dennis Goeckel,et al.  A dynamically reconfigurable adaptive viterbi decoder , 2002, FPGA '02.

[8]  S. Blionas,et al.  Reconfigurability requirements of wireless communication systems , 2002 .

[9]  Thomas Noll,et al.  Implementation of scalable power and area efficient high-throughput Viterbi decoders , 2002 .

[10]  Richard D. Wesel,et al.  Trellis codes for periodic erasures , 2000, IEEE Trans. Commun..

[11]  P. M. Heysters.  Coarse-Grained Reconfigurable Processors - Flexibility meets Efficiency , 2004 .

[12]  C. Rader.  Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..