SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips

A high performance communication architecture, SAMBA-bus, is proposed in this paper. In SAMBA-bus architecture, multiple compatible bus transactions can be performed simultaneously with only a single bus access grant from the bus arbiter. Experimental results show that, compared with a traditional bus architecture, the SAMBA-bus architecture can have up to 3.5 times improvement in the effective bandwidth, and up to 15 times reduction in the average communication latency. In addition, the performance of SAMBA-bus architecture is affected only slightly by arbitration latency, because bus transactions can be performed without waiting for the bus access grant from the arbiter. This feature is desirable in SoC designs with large numbers of modules and long communication delay between modules and the bus arbiter

[1]  Ram Krishnamurthy,et al.  A transition-encoded dynamic bus technique for high-performance interconnects , 2003 .

[2]  Massoud Pedram,et al.  Architectural energy optimization by bus splitting , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Sujit Dey,et al.  Design space exploration for optimizing on-chip communication architectures , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Sujit Dey,et al.  FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Cheng-Kok Koh,et al.  A high performance bus communication architecture through bus splitting , 2004 .

[6]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[7]  Miodrag Potkonjak,et al.  Latency-guided on-chip bus network design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Mircea R. Stan,et al.  Low-power encodings for global communication in CMOS VLSI , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[10]  Cheng-Kok Koh,et al.  SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips , 2003, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  T. F. Chen,et al.  Segmented bus design for low-power systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[12]  T. Hamalainen,et al.  Overview of bus-based system-on-chip interconnections , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  Toshimasa Matsuoka,et al.  Parallel bus systems using code-division multiple access technique , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[14]  Manfred Glesner,et al.  Bus-Based Communication Synthesis on System-Level , 1996, TODE.

[15]  Cheng-Kok Koh,et al.  Improving the scalability of SAMBA bus architecture , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[16]  Nikil Dutt,et al.  FABSYN: floorplan-aware bus architecture synthesis , 2006 .

[17]  Ganesh Lakshminarayana,et al.  The LOTTERYBUS on-chip communication architecture , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Alex Doboli,et al.  Layout conscious bus architecture synthesis for deep submicron systems on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.