A BIST circuit for I/sub DDQ/ tests

In this paper, an I/sub DDQ/ test time reduction method is proposed which is suitable for BIST approaches. Also, a BIST circuit for I/sub DDQ/ tests, based on the method, is proposed. The layout of a CMOS logic circuit having the BIST circuit is designed and the performance is evaluated by SPICE simulation. The results show us that I/sub DDQ/ test time can be reduced by using this test circuit.

[1]  Kuen-Jong Lee,et al.  Built-in current sensor designs based on the bulk-driven technique , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[2]  Chih-Wen Lu,et al.  A fast and sensitive built-in current sensor for IDDQ testing , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[3]  Kuen-Jong Lee,et al.  A high-speed low-voltage built-in current sensor , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[4]  Karim Arabi,et al.  Design and realization of an accurate built-in current sensor for on-line power dissipation measurement and I/sub DDQ/ testing , 1997, Proceedings International Test Conference 1997.

[5]  Kozo Kinoshita,et al.  A high speed I/sub DDQ/ sensor for low-voltage ICs , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[6]  Masaki Hashizume,et al.  High speed IDDQ test and its testability for process variation , 2000, Proceedings of the Ninth Asian Test Symposium.

[7]  Kozo Kinoshita,et al.  CIRCUIT DESIGN FOR BUILT-IN CURRENT TESTING , 1992, Proceedings International Test Conference 1992.

[8]  K. Kinoshita,et al.  100 MHz IDDQ sensor design with 1 /spl mu/A resolution for BIST applications , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).

[9]  Y. Deval,et al.  Off chip monitors and built in current sensors for analogue and mixed signal testing , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).

[10]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[11]  Yukiya Miura,et al.  An IDDQ sensor circuit for low-voltage ICs , 1997, Proceedings International Test Conference 1997.

[12]  Kozo Kinoshita,et al.  I/sub DDQ/ sensing technique for high speed IDDQ testing , 2001, Proceedings 10th Asian Test Symposium.