FPGA-based FIR filters using digit-serial arithmetic
暂无分享,去创建一个
[1] Peter B. Denyer,et al. VLSI Signal Processing: A Bit-Serial Approach , 1985 .
[2] Keshab K. Parhi. A systematic approach for design of digit-serial signal processing architectures , 1991 .
[3] Laurence E. Turner,et al. BIT-Serial FIR Filters with CSD Coefficients for FPGAs , 1995, FPL.
[4] Tsuyoshi Isshiki,et al. High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[5] Karsten P. Ulland,et al. Vii. References , 2022 .
[6] Dimitris Metafas,et al. VLSI implementation of digit-serial arithmetic modules , 1993, Microprocess. Microprogramming.
[7] R. Hartley,et al. Digit-Serial Computation , 1995 .