Speedup analysis in simulation-emulation co-operation

This paper presents an analytical approach to estimate the speedup in a simulation-emulation cooperation environment. The speedup of this approach as compared with the speedup of a pure simulation is analyzed. Also, an analysis of the speedup is given when different types of application instructions are utilized. The analysis is based on using both Verilog and VHDL. The results show that when only the simulation part of the simulation-emulation co-operation is used, the speedup is higher, than when the pure simulation is used. The total speedup is also depended on the type of application instructions and the communication cycle time between the simulator and the emulator.

[1]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .

[2]  Soha Hassoun,et al.  A transaction-based unified simulation/emulation architecture for functional verification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  Joseph Varghese,et al.  An efficient logic emulation system , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Seyed Ghassem Miremadi,et al.  Fast Prototyping with Co-operation of Simulation and Emulation , 2002, FPL.

[5]  N. Cañellas,et al.  Speeding up hardware prototyping by incremental simulation/emulation , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).

[6]  Benoit Clement,et al.  Fast prototyping: a system design flow applied to a complex system-on-chip multiprocessor design , 1999, DAC '99.