Invited: Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-Tier Interconnect and Processing-in-Memory

Emerging Monolithic Three-Dimensional (M3D) integration technology will not only provide improved circuit density through the high-bandwidth coupling of multiple vertically-stacked layers, but it can also provide new architectural opportunities for on-chip computation, memory, and communication that are beyond the capabilities of existing process and packaging technologies. For example, with massive parallel communication between heterogeneous memory and compute layers, existing processing-in-memory architectures can be optimized and expanded, developing into efficient and flexible near-data processors. Additionally, multiple tiers of interconnect can be dynamically leveraged to provide an efficient, scalable interconnect fabric that spans the three-dimensional system. This work explores some of the challenges and opportunities presented by M3D technology for emerging computer architectures, with focus on improving efficiency and increasing system flexibility.

[1]  Chita R. Das,et al.  A novel dimensionally-decomposed router for on-chip communication in 3D architectures , 2007, ISCA '07.

[2]  Sung Kyu Lim,et al.  How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node? , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  John Shalf,et al.  Variable-width datapath for on-chip network static power reduction , 2014, 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[4]  Partha Pratim Pande,et al.  High performance collective communication-aware 3D Network-on-Chip architectures , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Sung Kyu Lim,et al.  Shrunk-2-D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3-D ICs , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yuan Xie,et al.  RADAR: A 3D-ReRAM based DNA Alignment Accelerator Architecture , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[7]  Krishnendu Chakrabarty,et al.  Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper) , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Sung Kyu Lim,et al.  Ultra high density logic designs using transistor-level monolithic 3D integration , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Eby G. Friedman,et al.  3-D Topologies for Networks-on-Chip , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Sung Kyu Lim,et al.  Power benefit study for ultra-high density transistor-level monolithic 3D ICs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  Christoforos E. Kozyrakis,et al.  3D nanosystems enable embedded abundant-data computing: special session paper , 2017, CODES+ISSS.

[12]  Yu Cao,et al.  Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition , 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[13]  Sung Kyu Lim,et al.  Power-performance study of block-level monolithic 3D-ICs considering inter-tier performance variations , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Sung Kyu Lim,et al.  A design tradeoff study with monolithic 3D integration , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[15]  Sung Kyu Lim,et al.  Full chip impact study of power delivery network designs in monolithic 3D ICs , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  Xianyang Jiang,et al.  A Reconfigurable Accelerator for Smith–Waterman Algorithm , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Sung Kyu Lim,et al.  Ultrahigh Density Logic Designs Using Monolithic 3-D Integration , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Paul Ampadu,et al.  Energy-efficient NoC with variable channel width , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[19]  Sung Kyu Lim,et al.  Fast and accurate thermal modeling and optimization for monolithic 3D ICs , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  Li-Shiuan Peh,et al.  Breaking the on-chip latency barrier using SMART , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[21]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[22]  Sung Kyu Lim,et al.  Ultra-high density 3D SRAM cell designs for monolithic 3D integration , 2012, 2012 IEEE International Interconnect Technology Conference.