论文信息 - A Compact 3V, 70mW, 12-bit Video-Speed CMOS ADC

A Compact 3V, 70mW, 12-bit Video-Speed CMOS ADC

A 12-bit video speed pipelined switched capacitor analog-to-digitalconverter (ADC) has been implemented in a 0.5 µmstandard CMOS process. It operates from a single 2.6–;3.3Vsupply, dissipates 23mA (independent of supply voltage) at 20MSPS and occupies only 1.1mm 2. A 61dB SINAD (fin = 4.5 MHz) and an effective resolution bandwidthof 9 MHz is achieved.

Geir S. Østrem | Øystein Moldsvor | Oddvar Aaserud

[1] D. Allstot,et al. A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecture , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2] B.K. Ahuja,et al. An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[3] Rudy Van De Plassche. Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[4] Stephen H. Lewis,et al. Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications , 1992 .

[5] C.A. Laber,et al. A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.

[6] J. Doernberg,et al. Full-speed testing of A/D converters , 1984 .

[7] Y. Akazawa,et al. Jitter analysis of high-speed sampling systems , 1990 .

[8] Bang-Sup Song,et al. A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[9] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .