Towards a standard for embedded core test: an example

Integrated circuits are increasingly designed by embedding pre-designed reusable cores. IEEE P1500 Standard for Embedded Core Test (SECT) is a standard-under-development that aims at improving ease of reuse and facilitating interoperability with respect to the test of such core-based ICs, especially if they contain cores from different sources. This paper briefly describes IEEE P1500, and illustrates through a simplified example its dual compliance concept, its Scalable Hardware Architecture, and its Core Test Language. This paper provides a preliminary, unapproved view on IEEE P1500. The standard is still under development, and this paper only reflects the view of five active participants of the Standardization Committee on its current status.

[1]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[2]  L. Whetsel.  Core test connectivity, communication, and control , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Rohit Kapur,et al.  P1500-CTL: Towards a Standard Core Test Language , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  M. Lousberg,et al.  The role of test protocols in testing embedded-core-based system ICs , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[5]  Yervant Zorian,et al.  Preliminary Outline of the IEEE PI 500 Scalable Architecture for Testing Embedded Cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[6]  N Q Brill,et al.  The hard core. , 1984, Psychiatric journal of the University of Ottawa : Revue de psychiatrie de l'Universite d'Ottawa.

[7]  Gregory A. Maston,et al.  Standard test interface language (STIL) a new language for patterns and waveforms , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Prab Varma,et al.  A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Yervant Zorian.  Testing the monster chip , 1999 .

[10]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  L. Whetsel.  Addressable test ports an approach to testing embedded cores , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Yervant Zorian,et al.  Challenges in testing core-based system ICs , 1999, IEEE Commun. Mag..

[14]  Yervant Zorian,et al.  Test requirements for embedded core-based systems and IEEE P1500 , 1997, Proceedings International Test Conference 1997.

[15]  Tony Taylor.  Standard test interface language (STIL), extending the standard , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).