Architecture-level performance/power tradeoff in network processor design