Novel low‐power and stable memory cell design using hybrid CMOS and MTJ