Stability and dynamic performance of current-sharing control for paralleled voltage regulator modules

The parallel operation of voltage regulator modules (VRMs) for high-end microprocessors requires a current-sharing (CS) circuit to provide a uniform load distribution among the modules. A good dynamic performance of the CS circuit is very important since the microprocessors present highly dynamic loads to the VRMs. Stability and dynamic performance of the CS control are considered. To assess these issues, a comprehensive small-signal model of the paralleled VRMs was developed and experimentally verified.

[1]  Milan M. Jovanovic,et al.  Design considerations for 12-V/1.5-V, 50-A voltage regulator modules , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[2]  Fred C. Lee,et al.  Investigation of candidate VRM topologies for future microprocessors [voltage regulator modules] , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[3]  G. C. Verghese,et al.  Stability analysis of paralleled DC/DC converters with active current sharing , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[4]  George C. Verghese,et al.  Analysis and control design of paralleled DC/DC converters with current sharing , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.

[5]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[6]  F. C. Lee,et al.  Analysis and design of N paralleled DC-DC converters with master-slave current-sharing control , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.