Efficient Vertical/Horizontal-Space 1D-DCT Processing Based on Massive-Parallel Matrix-Processing Engine
暂无分享,去创建一个
Hans Jürgen Mattausch | Kazutami Arimoto | Takeshi Kumaki | Katsumi Dosaka | Tetsushi Koide | Yasuto Kuroda | Hideyuki Noda | Kazunori Saito
[1] T. Gyohten,et al. The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture , 2006, VLSIC 2006.
[2] Kazuhiko Hamamoto,et al. Investigation on Coding Method of Dental X-ray Image for Integrated Hospital Information System , 2004 .
[3] K. Dosaka,et al. A 40GOPS 250mW massively parallel processor based on matrix architecture , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[4] Mikael Andersson,et al. Parallel JPEG Processing with a Hardware Accelerated DSP Processor , 2004 .
[5] Ito Fumihiko,et al. Optical Fiber Line Testing System Design Considering Outside Environment for 8-branched PON Fibers with Individually Assigned BFSs , 2006 .
[6] Gyohten Takayuki,et al. A super parallel SIMD processor with Time/Space conversion Bus Bridge on the Matrix Architecture , 2006 .
[7] Wen-Hsiung Chen,et al. A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..
[8] Kumaki Takeshi,et al. Super parallel SIMD processor with CAM based high-speed pattern matching capability , 2006 .