Statistics in Semiconductor Test: Going beyond Yield
暂无分享,去创建一个
[1] Kenneth M. Butler,et al. Multidimensional Test Escape Rate Modeling , 2009, IEEE Design & Test of Computers.
[2] W. Robert Daasch,et al. Burn-in reduction using principal component analysis , 2005, IEEE International Conference on Test, 2005..
[3] Naveen Velamati,et al. Analytical Model for Multi-site Efficiency with Parallel to Serial Test Times, Yield and Clustering , 2009, 2009 27th IEEE VLSI Test Symposium.
[4] D. M. H. Walker,et al. Use of multiple I/sub DDQ/ test metrics for outlier identification , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[5] DAVID G. KENDALL,et al. Introduction to Mathematical Statistics , 1947, Nature.
[6] James McNames,et al. Neighborhood Selection for IDDQ Outlier Screening at Wafer Sort , 2002, IEEE Des. Test Comput..
[7] Charles H. Stapper,et al. Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..