暂无分享,去创建一个
[1] Antonio Gentile,et al. Portable video supercomputing , 2004, IEEE Transactions on Computers.
[2] Mohamed Abid,et al. Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip , 2010, ARC.
[3] Michael Engel,et al. LavA: An Open Platform for Rapid Prototyping of MPSoCs , 2010, 2010 International Conference on Field Programmable Logic and Applications.
[4] Srinivasan Murali,et al. SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..
[5] David Castells-Rufas,et al. xENoC - An eXperimental Network-On-Chip Environment for Parallel Distributed Computing on NoC-based MPSoC Architectures , 2008, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008).
[6] Ney Laert Vilar Calazans,et al. MAIA - a framework for networks on chip generation and verification , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[7] Brad L. Hutchings,et al. JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[8] W. Daniel Hillis,et al. Data parallel algorithms , 1986, CACM.
[9] Marco A. Wehrmeister,et al. GenERTiCA: A Tool for Code Generation and Aspects Weaving , 2008, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC).
[10] Dawson R. Engler,et al. KLEE: Unassisted and Automatic Generation of High-Coverage Tests for Complex Systems Programs , 2008, OSDI.
[11] Luca Benini,et al. ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.
[12] Johnnie W. Baker,et al. Importance of SIMD computation reconsidered , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[13] A. de Luca,et al. SIMD architecture for image segmentation using Sobel operators implemented in FPGA technology , 2005, 2005 2nd International Conference on Electrical and Electronics Engineering.
[14] Henk Corporaal,et al. An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[15] René van Leuken,et al. MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[16] El-Bay Bourennane,et al. Automated Integration and Communication Synthesis of Reconfigurable MPSoC Platform , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).
[17] W. D. Peterson. Specification for the : WISHBONE System-On-Chip ( SoC ) Interconnection Architecture for Portable IP Cores , 2001 .
[18] Wael M. Badawy,et al. Towards an H.264/AVC HW/SW Integrated Solution: An Efficient VBSME Architecture , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Erich Strohmaier,et al. The marketplace of high-performance computing , 1999, Parallel Comput..
[20] Sri Parameswaran,et al. NoCGEN:a template based reuse methodology for Networks On Chip architecture , 2004, 17th International Conference on VLSI Design. Proceedings..