An FPGA Implementation for a 3-layer Perceptron with the FDFM Processor Core Approach