Performance evaluation of a novel Dimension Order Routing algorithm for Mesh-of-tree based Network-on-Chip architecture

This paper present a new dimension-oriented routing algorithm for Mesh-of-tree (MoT) based Network-on-Chip (NoC) architecture. The addressing scheme is considerably simplified that enables us to reduce the minimum flit-size to 16-bits, compared to 32-bits in the previously reported works. The same level of throughput and average latency could be achieved with a 43.86% reduction in area and 43% reduction in energy. Bandwidth can be increased via increasing flit size. The design of the new router enables us to select routers of various complexities with performance trade-offs required for real-life application.

[1]  Dan Marconett.  A Survey of Architectural Design and Implementation Tradeoffs in Network on Chip Systems , 2007 .

[2]  José Duato,et al.  An Efficient Implementation of Distributed Routing Algorithms for NoCs , 2008 .

[3]  Jer-Min Jou,et al.  A Binary Tree Based Methodology for Designing an Application Specific Network-on-Chip (ASNOC) , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Partha Pratim Pande,et al.  High-throughput switch-based interconnect for future SoCs , 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..

[5]  Santanu Chattopadhyay,et al.  A Comparative Performance Evaluation of Network-on-Chip Architectures under Self-Similar Traffic , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[6]  Gang Qu,et al.  A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[7]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[8]  Jung-Sheng Fu.  Hamiltonian-connectedness of the WK-recursive network , 2004, 7th International Symposium on Parallel Architectures, Algorithms and Networks, 2004. Proceedings..

[9]  Lionel M. Ni,et al.  The turn model for adaptive routing , 1992, ISCA '92.

[10]  Santanu Chattopadhyay,et al.  Mesh-of-tree deterministic routing for network-on-chip architecture , 2008, GLSVLSI '08.

[11]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[12]  Dara Rahmati,et al.  A Markovian Performance Model for Networks-on-Chip , 2008, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008).

[13]  Santanu Chattopadhyay,et al.  Network-on-chip architecture design based on mesh-of-tree deterministic routing topology , 2008, Int. J. High Perform. Syst. Archit..

[14]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[15]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[16]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.