IDDQ testing of CMOS opens: an experimental study

IDDQ testing is known to be very effective in detecting shorts in CMOS circuits. It has also been reported that open defects that lead to "floating" transistor gates can also be detected if the gate acquires a sufficient voltage to leak measurable current. Recent experiments evaluating a new on-chip IDDQ sensor indicated the possibility of additional detection mechanisms for other types of open failures, including open source and drain connections. To investigate this in more detail, we designed and fabricated two test chips in CMOS technology containing the 74181 ALU circuit. Our test chips include the capability of replacing, one at a time, individual cells in the 74181 circuits with back up cells that each contain a single open defect. In this way in addition to the fault free circuits, a total of 59 faulty circuits can be configured, each containing a different open defect. It was found that IDDQ testing with random vectors detected 48 of the 59 open defects. Analysis of the experimental data reveals new mechanisms that explain the detection of floating gate and open source and drain failures.

[1]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[2]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  Simon Johnson,et al.  Residual charge on the faulty floating gate CMOS transistor , 1994, Proceedings., International Test Conference.

[4]  Thomas M. Storey,et al.  STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST , 1991, 1991, Proceedings. International Test Conference.

[5]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[6]  Sunil D. Sherlekar,et al.  Conditionally robust two-pattern tests and CMOS design for testability , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Adit D. Singh,et al.  A differential built-in current sensor design for high speed IDDQ testing , 1995, Proceedings of the 8th International Conference on VLSI Design.

[8]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[9]  Adit D. Singh,et al.  An experimental evaluation of the differential BICS for I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[10]  Charles F. Hawkins,et al.  IDDQ testing: A review , 1992, J. Electron. Test..

[11]  Yacoub M. El-Ziq,et al.  Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.

[12]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..