论文信息 - SPIN-SIM: logic and fault simulation for speed-independent circuits

SPIN-SIM: logic and fault simulation for speed-independent circuits

We present SPIN-SIM, a logic and fault simulator for speed-independent circuits, that extends the classical Eichelberger's method and overcomes its limitations. In order to improve simulation accuracy. SPIN-SIM adopts a 13-valued algebra, maintains the relative order of causal signal transitions, and unfolds time frames judiciously. In addition, complex gates are handled through replacement by pseudo-gate equivalents with regards to functionality, timing and faulty behavior. Experimental results show that SPIN-SIM incurs a negligible increase in computational time over Eichelberger's method, yet is much more accurate and achieves a significant improvement in fault coverage.

Feng Shi | Yiorgos Makris

[1] Edward B. Eichelberger,et al. Hazard Detection in Combinational and Sequential Switching Circuits , 1964, IBM J. Res. Dev..

[2] Susmita Sur-Kolay,et al. Fsimac: a fault simulator for asynchronous sequential circuits , 2000, Proceedings of the Ninth Asian Test Symposium.

[3] Supratik Chakraborty,et al. Min-max timing analysis and an application to asynchronous circuits , 1999, Proc. IEEE.

[4] Vishwani D. Agrawal,et al. Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[5] Srimat T. Chakradhar,et al. Synchronous test generation model for asynchronous circuits , 1996, Proceedings of 9th International Conference on VLSI Design.

[6] Dong Sam Ha,et al. HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.