TA-A1 VLSI limitations from drain-induced barrier-lowering