A Low-Cost Comparator-Based Method for Accurate Decomposition of Deterministic Jitter in High-Speed Links

Jitter decomposition is a key tool to identify root causes of jitters in a high-speed digital communication system. It is a huge challenge in balancing the test cost and precision for conventional decomposition methods implemented in instruments where the time interval error (TIE) data are necessary. In this paper, we propose a deterministic jitter decomposition method using Boolean output from a network of simple low-cost comparators to identify the deviation of current sampling position from the ideal sampling position instead of TIE data. The new method simultaneously separates intersymbol interference (ISI), periodic jitter (PJ), and duty cycle distortion (DCD). Simulation and measurement results demonstrate that the proposed method can estimate the ISI, PJ, and DCD with sufficient accuracy using significantly fewer data samples than the state-of-the-art instrument test, and thus, reduce test cost greatly. Furthermore, the comparators have extremely relaxed design requirements, offering potential for possible on-chip implementation for built-in self-test or background test.

[1]  T. Kailath,et al.  Fast, recursive-least-squares transversal filters for adaptive filtering , 1984 .

[2]  Zhenya He,et al.  A sliding-exponential window RLS adaptive filtering algorithm: Properties and applications , 1995, Signal Process..

[3]  Dennis M. Petrich,et al.  A new method for jitter decomposition through its distribution tail fitting , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  J. Moreira,et al.  Implementation of an economic jitter compliance test for a multi-gigabit device on ATE , 2004 .

[5]  S. Wisetphanichkij,et al.  Jitter decomposition by derivatived Gaussian wavelet transform , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..

[6]  Gert Hansel,et al.  Implementation of an economic jitter compliance test for a multi-gigabit device on ATE , 2004, 2004 International Conferce on Test.

[7]  Ali Hajimiri,et al.  Predicting data-dependent jitter , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Jacob A. Abraham,et al.  Jitter decomposition by time lag correlation , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[9]  A. Orlandi,et al.  Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part II- assessment of FSV performance , 2006, IEEE Transactions on Electromagnetic Compatibility.

[10]  Jiun-Lang Huang.  A Random Jitter Extraction Technique in the Presence of Sinusoidal Jitter , 2006, 2006 15th Asian Test Symposium.

[11]  Dongwoo Hong,et al.  An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing , 2007, 16th Asian Test Symposium (ATS 2007).

[12]  Takahiro J. Yamaguchi,et al.  An FFT-based jitter separation method for high-frequency jitter testing with a 10x reduction in test time , 2007, 2007 IEEE International Test Conference.

[13]  Mike P. Li,et al.  Jitter, Noise, and Signal Integrity at High-Speed , 2007 .

[14]  K. Ichiyama,et al.  Novel CMOS Circuits to Measure Data-Dependent Jitter, Random Jitter, and Sinusoidal Jitter in Real Time , 2008, IEEE Transactions on Microwave Theory and Techniques.

[15]  Wei Huang,et al.  Jitter Analysis and Decomposition Based on EMD/HHT in High-Speed Serial Communications , 2009, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis.

[16]  Yaonan Wang,et al.  A Better Method than Tail-fitting Algorithm for Jitter Separation Based on Gaussian Mixture Model , 2009, J. Electron. Test..

[17]  Kuo-Hsing Cheng,et al.  A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Wei Huang,et al.  Jitter decomposition by fast Fourier transform and time lag correlation , 2009, 2009 International Conference on Communications, Circuits and Systems.

[19]  Jen-Chieh Liu,et al.  Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Sujay Deb,et al.  A comparative analysis of jitter estimation techniques , 2014, 2014 International Conference on Electronics, Communication and Computational Engineering (ICECCE).

[21]  Degang Chen,et al.  Accurate jitter decomposition in high-speed links , 2017, 2017 IEEE 35th VLSI Test Symposium (VTS).

[22]  Degang Chen,et al.  Fast and Accurate Decomposition of Deterministic Jitter Components in High-Speed Links , 2019, IEEE Transactions on Electromagnetic Compatibility.