Phase-domain all-digital phase-locked loop
暂无分享,去创建一个
[1] Roland E. Best. Phase-Locked Loops , 1984 .
[2] Poras T. Balsara,et al. Event-driven simulation and modeling of an RF oscillator , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[3] M. Nakagawa,et al. A new PLL frequency synthesizer with high switching speed , 1992 .
[4] R.B. Staszewski,et al. All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[5] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..
[6] Poras T. Balsara,et al. Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[7] Poras T. Balsara,et al. A first multigigahertz digitally controlled oscillator for wireless applications , 2003 .
[8] Roland E. Best. Phase-locked loops : design, simulation, and applications , 2003 .
[9] Poras T. Balsara,et al. Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation , 2003 .
[10] J. W. Scott,et al. z-domain model for discrete-time PLL's , 1988 .
[11] 강수진. Charge-Pump Phase-Locked Loops에 관한 연구 및 회로 설계 , 1996 .