Scalability enhancement of FG NAND by FG shape modification
暂无分享,去创建一个
Udayan Ganguly | Garlen Leung | Hiroshi Hamana | Shiyu Sun | Miao Jin | Yoshitaka Yokota | Jing Tang | Matt Rogers | Kiran Thadani | Balaji Chandrasekaran | Sunderraj Thirupapuliyur | Chris Olsen | Vicky Nguyen | Swami Srinivasan
[2] Kinam Kim,et al. Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[3] Krishna Parat,et al. Investigation of ballistic current in scaled Floating-gate NAND FLASH and a solution , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[4] Jae-Duk Lee,et al. Effects of floating-gate interference on NAND flash memory cell operation , 2002, IEEE Electron Device Letters.
[5] Ki-Tae Park. A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing Program Scheme for Sub-40nm MLC NAND Flash Memories and beyond , 2007, 2007 IEEE Symposium on VLSI Circuits.
[6] Yeong-Taek Lee,et al. A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes , 2001 .