Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs

A sound IC design methodology must be supported by adequate manufacturability assessment tools. These tools should assist a designer in predicting IC manufacturing cost in as early a design stage as possible. In this paper a yield model is proposed that takes as input a standard cell netlist and produces as output a yield estimate without performing placement and routing. This yield model has been successfully used to predict the interconnect yield of standard cell designs that were implemented with two place and route tools. The proposed yield model can be used as a crucial component in the objective function of a circuit synthesis tool as well as in technology mapping optimization.

[1]  Wojciech Maly,et al.  Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits , 1993 .

[2]  Wojciech Maly,et al.  Standard cell interconnect length prediction from structural circuit attributes , 1996, Proceedings of Custom Integrated Circuits Conference.

[3]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[4]  R. M. Warner.  Applying a composite model to the IC yield problem , 1974 .

[5]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[6]  Wojciech Maly,et al.  Inductive contamination analysis (ICA) with SRAM application , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Wojciech Maly,et al.  Yield loss forecasting in the early phases of the VLSI design process , 1996, Proceedings of Custom Integrated Circuits Conference.

[8]  Massoud Pedram,et al.  Accurate prediction of physical design characteristics for random logic , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  Gerhard Zimmermann.  A New Area and Shape Function Estimation Technique for VLSI Layouts , 1988, DAC.

[10]  Massoud Pedram,et al.  Interconnection length estimation for optimized standard cell layouts , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Fadi J. Kurdahi,et al.  Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  J. Meindl,et al.  A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy , 1990 .

[13]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[14]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..