Dataset for: Effective Logic Synthesis Flow for Threshold Logic Circuit Design