Improved Forward Test Generation of Sequential Circuits Using Variable-Length Time Frames (Special Issue on VLSI Testing and Testable Design)