SFQ data communication switch

A new SFQ data communication switch has been designed and tested. Complete operation of a 4/spl times/4 switch circuit has been demonstrated with address decoding at low-speed. Transmission through a given path in the switch has been demonstrated for data rates up to 4 Gb/s. Circuit simulations show operation of the switch cells up to 30 Gb/s. The circuit was fabricated using HYPRES's standard 1 kA/cm/sup 2/ niobium process. The switch has a crossbar architecture with an RF SQUID based switch cell at each crosspoint. The address is decoded by means of RSFQ shift registers which are integrated into the switch matrix. The design enables high bit-rate, low crosstalk, non-blocking architecture, NRZ or RZ data format, and self routing of variable length data packets.

[1]  S.V. Rylov,et al.  Josephson output interfaces for RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[2]  Minoru Togashi,et al.  Asynchronous transfer mode switching LSI chips with 10-Gb/s serial I/O ports , 1995 .

[3]  H. Takara,et al.  100 Gbit/s, 500 km optical transmission experiment , 1995 .

[4]  Joonhee Kang,et al.  A Single Flux Quantum cross-bar switch and demultiplexer , 1995, IEEE Transactions on Applied Superconductivity.

[5]  F. Forghieri,et al.  One Terabit/s Transmission Experiment , 1996 .

[6]  Y. Nakasha,et al.  A 9.6-Gb/s HEMT ATM switch LSI with event-controlled FIFO , 1993 .

[7]  K. Likharev,et al.  Dynamics of Josephson Junctions and Circuits , 1986 .

[8]  M. Hosoya,et al.  Superconducting packet switch , 1995, IEEE Transactions on Applied Superconductivity.