Automatic Synthesis of Fast Compact Self-Timed Control Circuits

We present a tool called MEAT which has been designed to automatically synthesize transistor level, CMOS, self-timed control circuits. MEAT has been used to specify and synthesize self-timed circuits for a fully self-timed 300,000 transistor communication coprocessor. The design is speci ed using nite state machines which permit burst-mode inputs. Burst-mode is a limited form of MIC (multiple input change) signalling. The primary goal of MEAT is to produce fast and compact circuits. In order to achieve this goal, MEAT implementations permit timing assumptions which can be veri ably supported at the physical implementation level, and result in signi cant improvements in speed and area of the design. Since MEAT has been used for large designs, we have also been forced to make the algorithms e cient. The result is a tool which is e cient, easy to use by today's hardware designers since the speci cation is based on the commonly used nite state machine control model, and synthesizes CMOS transistor implementations that are self-timed, fast and compact. The paper presents a description of the tool, the nature of the algorithms used, and examples of its use.

[1]  Tam-Anh Chu.  On the models for designing VLSI asynchronous digital systems , 1986, Integr..

[2]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[3]  Frank Thomson Leighton,et al.  Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits , 1988 .

[4]  Lee A. Hollaar.  Direct Implementation of Asynchronous Control Units , 1982, IEEE Transactions on Computers.

[5]  William I. Fletcher.  Engineering approach to digital design , 1980 .

[6]  H.Y.H. Chuang,et al.  Synthesis of Multiple-Input Change Asynchronous Machines Using Controlled Excitation and Flip-Flops , 1973, IEEE Transactions on Computers.

[7]  Luciano Lavagno,et al.  Synthesis of verifiably hazard-free asynchronous control circuits , 1991 .

[8]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[9]  Hugo De Man,et al.  Optimized synthesis of asynchronous control circuits from graph-theoretic specifications , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Cornelis Hermanus Vanberkel,et al.  Handshake circuits: An intermediary between communicating processes and VLSI , 1992 .

[11]  S. H. Unger.  A building block approach to unlocked systems , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[12]  James H. Tracey.  Internal State Assignments for Asynchronous Sequential Machines , 1966, IEEE Trans. Electron. Comput..

[13]  Alan B. Hayes.  Stored State Asynchronous Sequential Circuits , 1981, IEEE Transactions on Computers.

[14]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[15]  Kees van Berkel.  Beware the isochronic fork , 1992, Integr..

[16]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[17]  Kenneth Y. Yun,et al.  Practical asynchronous controller design , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[18]  Erik Brunvand,et al.  Translating concurrent programs into delay-insensitive circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Kenneth S. Stevens,et al.  The Post Office-Communication Support for Distributed Ensemble Architectures , 1986, IEEE International Conference on Distributed Computing Systems.

[20]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[21]  고경식.  불완전하게 규제된 순서회로의 내부상태의 단위화방법 ( A Method for Minimizing the Number of Internal States in Incompletely Specified Sequential Networks ) , 1967 .

[22]  Teresa H. Meng,et al.  Synchronization Design for Digital Systems , 1991 .

[23]  Suhas S. Patil,et al.  COORDINATION OF ASYNCHRONOUS EVENTS , 1970 .

[24]  Steven M. Rubin,et al.  Computer Aids For VLSI Design , 1987 .

[25]  A. L. Davis.  THE ARCHITECTURE OF DDM1: A RECURSIVELY STRUCTURED DATA DRIVEN MACHINE by Professor A. L. Davis UUCS - 77 - 113 TO APPEAR IN PROCEEDINGS OF THE FIFTH ANNUAL SYMPOSIUM ON COMPUTER ARCHITECTURE IN APRIL 1978 , 1601 .

[26]  T. H. Meyer.  Computer Architecture and Organization , 1982 .

[27]  David L. Dill,et al.  Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[28]  Alan B. Hayes.  Self-Timed IC Design with PPL’s , 1983 .

[29]  David L. Dill,et al.  Automatic synthesis of locally-clocked asynchronous state machines , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.