Efficient image filtering and information reduction in reconfigurable logic

An automatic sign detection system could be important in enhancing traffic safety. Such a system would have to be able to provide high speed processing in its real-time environment. In this paper, we show how one of the time consuming parts of a speed limit detection algorithm can be implemented in reconfigurable logic to speed up the processing. Results indicate that the present system would be able to handle 12 images per second.

[1]  Jim Tørresen,et al.  Recognizing Speed Limit Sign Numbers by Evolvable Hardware , 2004, PPSN.

[2]  Leonardo Maria Reyneri,et al.  Design and Implementation of the PAPRICA Parallel Architecture , 1998, J. VLSI Signal Process..

[3]  Ernest Jamro,et al.  Convolution operation implemented in FPGA structures for real-time image processing , 2001, ISPA 2001. Proceedings of the 2nd International Symposium on Image and Signal Processing and Analysis. In conjunction with 23rd International Conference on Information Technology Interfaces (IEEE Cat..

[4]  R. Thomas.  Less is more [intelligent speed adaptation for road vehicles] , 2003 .

[5]  Liam Kilmartin,et al.  Xilinx FPGA implementation of a pixel processor for object detection applications , 2000 .

[6]  Peter Lee,et al.  An FPGA implementation of a flexible, parallel image processing architecture suitable for embedded vision systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[7]  Bruce A. Draper,et al.  Accelerated image processing on FPGAs , 2003, IEEE Trans. Image Process..

[8]  Tughrul Arslan,et al.  Evolvable Components—From Theory to Hardware Implementations , 2005, Genetic Programming and Evolvable Machines.

[9]  J. Torresen,et al.  Efficient recognition of speed limit signs , 2004, Proceedings. The 7th International IEEE Conference on Intelligent Transportation Systems (IEEE Cat. No.04TH8749).

[10]  P. McCurry,et al.  Xilinx FPGA implementation of an image classifier for object detection applications , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).

[11]  Jim Tørresen,et al.  Detection of Norwegian Speed Limit Signs , 2002, ESM.