Limits of gate-oxide scaling in nano-transistors
暂无分享,去创建一个
Qi Xiang | C. Riccobene | Ming-Ren Lin | M. Lin | C. Riccobene | Q. Xiang | Bin Yu | B. Yu | H. Wang | HaiHong Wang
[1] H. Iwai,et al. 1.5 nm direct-tunneling gate oxide Si MOSFET's , 1996 .
[2] Han,et al. Modeling And Characterization Of N/sup +/- And P/sup +/-polysilicon-gated Ultra Thin Oxides (21-26 /spl Aring/) , 1997, 1997 Symposium on VLSI Technology.