A digital nonlinearity correction technique for pipelined ADC's

A digital foreground self-calibration method, bases on the existing off-line calibration algorithm is presented. This work extends it to correct nonlinear effects of the op amps. It eliminates both linear and nonlinear errors, such as capacitors mismatch, comparator offset, finite op amp gain error, and op amp nonlinearity. The simulation shows that this work gives great improvements of 38.25dB and 48.32dB for SNDR and SFDR, respectively. The calibrated ADC achieves SNDR of 71.21dB and SFDR of 83.34dB, which results in a resolution of about 12 bits.

[1]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[2]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[3]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[5]  Stephen H. Lewis,et al.  Convergence analysis of a background interstage gain calibration technique for pipelined ADCs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Rinaldo Castello,et al.  A fully digital fast convergence algorithm for nonlinearity correction in multistage ADC , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[8]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.