Cut-through network switches: architecture, design and implementation

Cut-through switches are increasingly used within data-centres and high-performance networked systems. Despite their popularity, little is known of the architecture of cutthrough switches used in today’s networks. In this paper we introduce three different cutthrough switch architectures, designed over the NetFPGA platform. Beyond exploring architectural and design considerations, we compare and contrast the different architectures, providing insights into real-world switch design. Last, we provide an evaluation of one successfully implemented cut-through switch design, providing constant switching latency regardless of packet size and cross-traffic, without compromising throughput.

[1]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[2]  Nick McKeown,et al.  Designing Packet Buffers for Router Linecards , 2008, IEEE/ACM Transactions on Networking.

[3]  Hamid Ahmadi,et al.  A survey of modern high-performance switching techniques , 1989, IEEE J. Sel. Areas Commun..

[4]  Marcin Wójcik,et al.  Where Has My Time Gone? , 2017, PAM.

[5]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[6]  Noa Zilberman,et al.  From photons to big-data applications: terminating terabits , 2015, Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences.

[7]  Philippe Owezarski,et al.  OSNT: open source network tester , 2014, IEEE Network.

[8]  Antonio Robles,et al.  A Comparison of Router Architectures for Virtual Cut-Through and Wormhole Switching in a NOW Environment , 2001, J. Parallel Distributed Comput..

[9]  Andrew W. Moore,et al.  NetFPGA SUME: Toward 100 Gbps as Research Commodity , 2014, IEEE Micro.

[10]  David F. Heidel,et al.  An Overview of the BlueGene/L Supercomputer , 2002, ACM/IEEE SC 2002 Conference (SC'02).