State-of-the-Art SoC Communication Architectures

[1]  Hoi-Jun Yoo,et al.  A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Luca Benini,et al.  Analyzing on-chip communication in a MPSoC environment , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[4]  Jörg Henkel,et al.  On-chip networks: a scalable, communication-centric embedded system design paradigm , 2004, 17th International Conference on VLSI Design. Proceedings..

[5]  Pierre Wodey,et al.  LOTOS code generation for model checking of STBus based SoC: the STBus interconnection , 2003, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings..

[6]  Luca Benini,et al.  Performance Analysis of Arbitration Policies for SoC Communication Architectures , 2003, Des. Autom. Embed. Syst..

[7]  Luca Benini,et al.  SystemC Cosimulation and Emulation of Multiprocessor SoC Designs , 2003, Computer.

[8]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[9]  David E. Lackey,et al.  The IBM ASIC/SoC methodology - A recipe for first-time success , 2002, IBM J. Res. Dev..

[10]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[11]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[12]  William John Bainbridge,et al.  MARBLE: an asynchronous on-chip macrocell bus , 2000, Microprocess. Microsystems.

[13]  J. P. Veen,et al.  Property checking of PI-bus modules , 1999 .