Branch-and-Bound Placement for Building Block Layout

This paper proposes a placement technique based on the branch-and-bound method for the block placement problem in building block layout. In contrast to a traditional method of finding an approximate solution by a heuristic approach, the proposed method seeks a solution from all possible placements. To find the solution efficiently, the branch-and-bound operation suited to the placement problem is devised. The proposed method positively considers the constraints imposed on routing length and placement configuration since they could be utilized for restricting the solution space. When the constraints are stronger, the solution space is more restricted, which helps to complete the search of the solution in a short time. By an experimental investigation concerning the number of blocks that can be handled at a time, it is seen that almost six blocks can be handled if there is no constraint. When the number of blocks exceeds this limit, the circuit is decomposed in a hierarchical way and the branch-and-bound placement is applied to each subproblem until the layout of the whole circuit is determined. The proposed placement method is applied to the standard benchmark circuit for building block layout, and it is seen that the result by the proposed method is better than or very close to the best result reported so far.

[1]  Ulrich Lauther,et al.  A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation , 1979, 16th Design Automation Conference.

[2]  Bryan Preas,et al.  Placement Algorithms for Arbitrarily Shaped Blocks , 1979, 16th Design Automation Conference.

[3]  Hiroyuki Watanabe,et al.  Graph-Optimization Techniques for IC Layout and Compaction , 1983, 20th Design Automation Conference Proceedings.

[4]  D. A. Mlynski,et al.  A Combined Force and Cut Algorithm for Hierarchical VLSI Layout , 1982, DAC 1982.

[5]  Michael Upton,et al.  Integrated placement for mixed macro cell and standard cell designs , 1990, 27th ACM/IEEE Design Automation Conference.

[6]  Chak-Kuen Wong,et al.  An algorithm for optimal two-dimensional compaction of VLSI layouts , 1983, Integr..

[7]  Krzysztof Kozminski,et al.  Benchmarks for layout synthesis - evolution and current status , 1991, 28th ACM/IEEE Design Automation Conference.

[8]  Carl Sechen Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..