Diogenes, Circa 1986

The DIOGENES methodology produces designs for fault-tolerant VLSI processor arrays in two stages: First, the desired array is viewed as an undirected graph and is embedded in a book; then, the book embedding is converted to an efficient fault-tolerant layout of the array. We survey here work on both stages of the methodology, highlighting recent progress and pointing out remaining challenges.