Subblock-Level Matching Layout for Analog Block-Pair and Its Layout-Dependent Manufacturability Evaluation

[1]  Atsushi Kurokawa,et al.  Challenge: variability characterization and modeling for 65- to 90-nm processes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  Tan Yan,et al.  Formulating the empirical strategies in module generation of analog MOS layout , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[3]  Mohab Anis,et al.  Variability in VLSI Circuits: Sources and Design Considerations , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Jai-Ming Lin,et al.  Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Sani R. Nassif,et al.  A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance , 2000, Proceedings 37th Design Automation Conference.

[6]  Di Long,et al.  Optimal two-dimension common centroid layout generation for MOS transistors unit-circuit , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Mohamed Dessouky,et al.  Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Jing Li,et al.  Structured Analog Circuit and Layout Design with Transistor Array , 2013, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Andrea Neviani,et al.  Analysis of the impact of process variations on clock skew , 2000 .

[10]  Jing Li,et al.  Post-placement STI well width adjusting by geometric programming for device mobility enhancement in critical path , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[12]  Andrew B. Kahng,et al.  Exploiting STI stress for performance , 2007, ICCAD 2007.

[13]  Koichi Tanno,et al.  Subblock-level matching layout for analog block-pair and its manufacturability evaluation , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[15]  Jing Li,et al.  Structured analog circuit design and MOS transistor decomposition for high accuracy applications , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  Bo Liu,et al.  Layout-Aware Variability Characterization of CMOS Current Sources , 2012, IEICE Trans. Electron..