Formal definitions of edge-based geometric design rules

A structured method for geometric design rule definitions is presented in terms of edge-based constraints. Using this approach, intralayer design rules such as width and spacing of single layers, and interlayer design rules such as clearance, margin, extension, and overlap of two different layers can be specified in terms of two high-level design rule macros only. The tedious and complicated task of specifying detailed design rules in the technology file is thereby eliminated and placed by a simple macro rule file giving a much better overview of the design rules. Efficient rule compilers have been developed to expand these macro descriptions of the design rules onto basic checks for Magic and for corner-based design rule checking. As an example, the MOSIS scalable CMOS design rule set can be described in terms of the two design rule macros only. More complicated design rules, such as conditional and conjunctive design rules, are also discussed. >

[1]  George S. Taylor,et al.  Magic's Incremental Design-Rule Checker , 1984, 21st Design Automation Conference Proceedings.

[2]  Kjell O. Jeppson,et al.  The Use of Inverse Layout Trees for Hierarchical Design Rule Checking , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  D.M. Etter,et al.  Design methodologies for simulation translators (with a case study) , 1990, IEEE Circuits and Devices Magazine.

[4]  Kjell O. Jeppson,et al.  The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kjell O. Jeppson,et al.  New algorithms for increased efficiency in hierarchical design rule checking , 1987, Integr..

[6]  B. J. Nelson,et al.  An integrated, technology-independent, high-performance artwork analyzer for VLSI circuit design , 1985 .

[7]  Nils Hedenstierna Hierarchical corner-based design rule checking , 1991 .

[8]  Ronald J. Lomax,et al.  A Formal Approach to Design-Rule Checking , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  John K. Ousterhout,et al.  Lyra: A New Approach to Geometric Layout Rule Checking , 1982, DAC 1982.

[10]  John K. Ousterhout,et al.  Lyra: A New Approach to Geometric Layout Rule Checking , 1982, 19th Design Automation Conference.

[11]  David Marple,et al.  Tailor: a layout system based on trapezoidal corner stitching , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..